

# A 0.13 $\mu\text{m}$ CMOS V-band Cascode Low Noise Amplifier with Custom Transmission Line Inductors

Hao Wuang Leong, Kim Ho Yeap<sup>\*</sup>, Yee Chyan Tan and Tun Zainal Azni Zulkifli

Faculty of Engineering and Green Technology, Universiti Tunku Abdul Rahman, Jalan Universiti, Bandar Barat, 31900 Kampar, Perak, Malaysia. \*Author for correspondence. E-mail: yeapkh@utar.my

**ABSTRACT.** This paper presents the design of a 60 GHz low noise amplifier (LNA) compliant with the IEEE 802.11ay network standards. The proposed LNA employs SilTerra 0.13  $\mu\text{m}$  RF CMOS technology (April 2018 version) for its design and is developed based on the single-stage cascode topology. The performance of the design has been optimized using the source degeneration technique with gain-boosting and middle inductors. Due to the limitations of the process design kit (PDK), custom inductors have been developed for the LNA circuit. The inductors use ultra-thick metal (UTM) with a copper thickness of 3.3  $\mu\text{m}$ . At 60 GHz, the proposed LNA has a simulated input reflection coefficient ( $S_{11}$ ) of -15.71 dB, reverse gain ( $S_{12}$ ) of -15.83 dB, forward gain ( $S_{21}$ ) of 7.25 dB, output reflection coefficient ( $S_{22}$ ) of -8.78 dB, noise figure ( $NF$ ) of 6.79 dB and minimum noise figure ( $NF_{min}$ ) of 6.55 dB. It is also unconditionally stable at 60 GHz with a simulated Rollett stability factor ( $K$ ) of 1.27 and B1 stability factor of 0.79. The design shows high linearity, with a simulated input 1-dB compression point ( $P1dB$ ) of -12.31 dBm and third order input intercept point ( $IIP3$ ) of -3.09 dBm. The LNA has a 3-dB bandwidth of 9.3304 GHz, spanning from 55.35 GHz to 64.68 GHz. The power dissipation ( $PD$ ) and supply voltage ( $V_{DD}$ ) of the LNA are 7.34 mW and 1.2 V, respectively.

**Keywords:** V-band, LNA; transmission lines; RF CMOS; millimetre wave; 5G.

Received on November 4, 2023.

Accepted on September 4, 2024.

## Introduction

In radio frequency (RF) receivers, low noise amplifiers (LNAs) are used to amplify the magnitude of the incoming signal received by the antenna. As can be seen in the literature, deep submicron metal oxide semiconductor field effect transistors (MOSFETs) with sizes ranging from 0.18  $\mu\text{m}$  to 22 nm have been widely implemented in the development of LNA circuits (Liu et al., 2024; Khyalia et al., 2024; Kim & Kwon, 2012; Balasubramaniam et al., 2024; Lin et al., 2014; Wang et al., 2015; Lin & Lee, 2015; Priyanka et al., 2021; As & Yelten, 2023; Lin et al., 2023; Das & Ramanaiah, 2024). Owing to its high speed and gate density as well as wide accessibility, SilTerra's 0.13  $\mu\text{m}$  Radio Frequency Complementary Metal Oxide Semiconductor (CL130MR), embedded within the 0.13  $\mu\text{m}$  CMOS Logic Generic (CL130G) process design kit (PDK), is among the popular technologies adopted for this purpose (Leong et al., 2020; Eshghabadi et al., 2016).

As wireless communication technologies march inexorably towards their fifth generation (5G), the CL130G PDK proves inadequate in fully supporting designs operating at frequencies higher than 30 GHz. For ultra-high-speed mobile broadband, the 5G technologies operate from approximately 6 to 100 GHz (Mishra, 2018). Having operating frequencies about 100-fold higher than its 4G counterpart, the components required for their LNA circuits are comparatively more demanding than those used in the 4G LTE networks. Although endeavours have been made to develop millimetre wave LNAs using Silterra's PDK, all of which (to the best of the authors' knowledge) fail to produce convincingly good results.


Studies on the CL130G PDK have revealed that the primary drawback that hampers its implementation in the 5G technology is the limited geometry options and electrical performance of its reactive components – particularly the inductors. While the scalable inductors provided by the PDK are relatively comprehensive for circuits operating in the microwave regime, they are uncharacterized beyond 30 GHz. Besides, the inductor geometries found in the PDK are only restricted to the rectangular and octagonal spiral shapes. Although Yao et al. (2007) show that spiral inductors produce good Q-factors in the millimetre wave, the width used in the design is as small as 2  $\mu\text{m}$ . Such width is simply too narrow to be fabricated using the CL130G PDK (the minimum width of the ultra-thick metal or UTM layer specified in the PDK is 2.5  $\mu\text{m}$ ).

This paper presents the design of a 60 GHz LNA using the CL130G PDK. The unlicensed 60 GHz band is supported by the IEEE 802.11ay standard and is therefore instrumental in realizing the 5G wireless network (Nguyen et al., 2019; Aggarwal et al., 2021). In order to allow the circuits to be designed using SilTerra's PDK, five custom inductors that operate below 130 pH at 60 GHz are developed. As will be demonstrated in the subsequent sections, the LNA produces good results in the millimetre wave band.

## Material and methods

Owing to its efficacy in suppressing issues ensuing from the Miller effect, the cascode topology has been a popular option for LNAs operating at higher frequencies. In comparison with the conventional common-gate (CG) and common-source (CS) topologies, the cascode topology also produces relatively lower noise figure ( $NF$ ), higher linearity, broader bandwidth, higher stability (i.e.,  $K > 1$ ), better isolation (i.e. higher  $S_{12}$  value), higher gain (i.e. higher  $S_{21}$  parameters), as well as better immunity to variations in the external environment.

Figure 1 shows the schematic of the proposed LNA circuit. As can be seen from the figure, an inductance  $L_M$  sandwiched between the two NMOS transistors is introduced. The introduction of the  $L_M$  inductor provides several advantages for the design – it helps to eliminate the middle pole of the cascode configuration, compensate the relatively low transit frequency ( $f_t$ ) of the transistors (Yao et al., 2007) and improve the  $S_{22}$  parameter. The parameters of the components are tabulated in Table 1.



**Figure 1.** Schematic of the proposed LNA.

**Table 1.** Components of the LNA in Figure 1.

Components	Values
$M_1$ and $M_2$	$L = 0.13 \mu\text{m}$ , finger = 27, finger width = $1.5 \mu\text{m}$ , total width = $40.5 \mu\text{m}$
$C_o$	25 fF
$C_{block}$	200 fF
$L_s$	60 pH
$L_g$	65 pH
$L_p$	90 pH
$L_d$	100.2083 pH
$L_M$	125.6pH

The design of the proposed LNA circuit has been modified from the source degeneration cascode topology in Leong et al. (2020). Two n-type MOSFET (NMOS) transistors have been connected in a cascade to realise the topology. To improve impedance matching at the input port, an inductor ( $L_S$ ) is connected to the source of the input transistor. The width, length, and the number of fingers are already determined from Hassan et al. (2014). Wideband matching at the millimetre waves is made possible by manipulating the gate-drain capacitance ( $C_{gd}$ ), which depends on the transistor model. Figure 2 shows the simplified transistor model of the input transistor in the proposed LNA. By solving the circuit using Kirchhoff's current law (KCL) (Wang et al., 2015), the input admittance ( $Y_{in}$ ) of the circuit can be expressed as

$$Y_{in} = \left( \frac{g_m L_S}{C_{gs}} + sL_S + \frac{1}{sC_{gs}} \right)^{-1} + \left( Z_M + \frac{1}{sC_{gd}} \right)^{-1} + \left( sL_S + \frac{s^2 C_{gs} L_S}{g_m} + \frac{1}{g_m} + \frac{L_S}{C_{gd} Z_M} + \frac{sC_{gs} L_S}{C_{gd} g_m Z_M} + \frac{1}{sC_{gd} g_m Z_M} \right)^{-1} \quad (1)$$

where  $s = j\omega$  is the complex frequency,  $\omega$  the angular frequency,  $g_m$  the transconductance of the transistor,  $L_S$  the source degeneration inductor,  $C_{gd}$  the gate-drain capacitance,  $C_{gs}$  the gate-to-source capacitance and  $Z_M$  is the equivalent output impedance of the input transistor. Upon simplification,  $Y_{in}$  in (1) can be presented in terms of the sum of the following three impedances:

$$Z_1 = \frac{g_m L_S}{C_{gs}} + sL_S + \frac{1}{sC_{gs}}, \quad (2)$$

$$Z_2 = Z_M + \frac{1}{sC_{gd}}, \quad (3)$$

$$Z_3 = sL_S + \frac{s^2 C_{gs} L_S}{g_m} + \frac{1}{g_m} + \frac{L_S}{C_{gd} Z_M} + \frac{sC_{gs} L_S}{C_{gd} g_m Z_M} + \frac{1}{sC_{gd} g_m Z_M}, \quad (4)$$

where

$$Z_M = (g_{m_2} + g_{mb_2})^{-1} + \frac{Z_L}{(g_{m_2} + g_{mb_2})R_{ds_2}}. \quad (5)$$

In (5),  $R_{ds_2}$  denotes the resistance between the drain and the source of  $M_2$ .

It can also be seen from Figure 3 that, the resistance  $R_M$ , inductance  $L_M$  and capacitance  $C_M$  are in parallel, i.e.




Figure 2. Small-signal equivalent circuit of the input transistor.




Figure 3. Lumped circuit of the middle inductor  $L_M$ .

$$Z_L = R_M \parallel sL_M \parallel \frac{1}{sC_M} \quad (6)$$

By solving (2) to (4), the resonance frequencies  $f_1$ ,  $f_2$ , and  $f_3$  can be obtained as

$$f_1 = \frac{1}{2\pi\sqrt{(L_g + L_s)C_{gs}}}, \quad (7)$$

$$f_2 = \frac{1}{2\pi\sqrt{L_g C_{gd}}}, \quad (8)$$

$$f_3 = \frac{1}{2\pi\sqrt{\left[L_g + \left(1 + \frac{C_{gs}}{C_{gd}g_m Z_M}\right)L_s\right]C_{gd}g_m Z_M}}. \quad (9)$$

In (7), the conventional matching point emerges due to the presence of  $L_s$ . The resonance frequency in (9) is much higher than that of the operational band and therefore  $R_2$  can be omitted. For  $f_3$ , the real part of  $Z_3$  is denoted as


$$\text{Re}\{Z_3\} = \frac{1}{g_m} + \frac{L_s}{C_{gd}Z_M}. \quad (10)$$

In general,  $g_m^{-1}$  approaches  $50\ \Omega$  which is similar to the case of the common-gate input matching scenarios. Therefore, the second term in (10) should be as small as possible. Given that the first term of equation (2) results in  $50\ \Omega$ ,  $g_m Z_M$  satisfies the condition in (11),

$$g_m Z_M \gg \frac{C_{gs}}{C_{gd}} \quad (11)$$

This shows that if  $Z_M$  is sufficiently high, a second input matching point will be introduced at  $f_3$ , which is far lower than  $f_1$ . This allows a wideband input matching characteristic to be formed in the circuit. By virtue of this,  $L_M$  is able to widen the bandwidth of the LNA. Besides, the Miller effect introduced by  $C_{gd}$  will have a more significant impact if the gain of the LNA increases. Therefore, a  $Z_M$  with large value is needed to provide a high voltage gain from the drain to the gate. This can be achieved by introducing passive loads to the CS transistor, such as connecting an  $LC$  network or T-shaped networks to the gate of the transistor.

Selecting the appropriate inductance value for  $L_M$  in Figures 1 to 4 is important since it provides wideband matching for the circuit and also stabilizes the circuit. This is possible because the inductor tunes out the parasitic capacitances (Pan et al., 2019) such as the source capacitance of  $M_2$  ( $C_{s2}$ ) and the drain capacitance of  $M_1$  ( $C_{d1}$ ) as shown in Figure 4. Without  $L_M$ , both capacitances would not be shorted and the wire between both NMOS transistors would have a low output impedance. This causes RF current to flow through the low impedance wire and directly to the ground, essentially shorting  $M_1$ . By adding  $L_M$ , the capacitance effects are neutralised (Wang et al., 2015).



**Figure 4.** Illustration for the tuning of middle inductor ( $L_M$ ) and the gate feedback inductor ( $L_f$ ).




Figure 5. Small-signal equivalent circuit of  $M_2$ .

The gate inductor at  $M_1$  ( $L_g$ ) serves as the gain boosting inductor for the LNA circuit. It introduces positive feedback to  $C_{gs2}$  and increases the voltage across it, as shown in Figure 5. Hence,  $L_g$  is denoted as a feedback inductor ( $L_f$ ) in this section. The voltage across  $L_f$  is the inverse of  $V_{gs}$  and the relationship between  $V_{gs}$  and  $V_s$  is

$$V_{gs} = \frac{V_s}{1 - \omega^2 L_f C_{gs2}}. \quad (12)$$

The input impedance  $Z_s$  at the gate of  $M_2$  is shown in (13) below (Wang et al., 2015)

$$Z_s = \frac{1 - \omega^2 L_f C_{gs2}}{g_{m2} + j\omega C_{gs2}}. \quad (13)$$

Upon inspecting (13), it can be seen that  $Z_s$  decreases as  $\omega$  increases. More current from the drain of  $M_1$  will then flow to the source of  $M_2$ , which in turn, enhances the transconductance of the cascode amplifier ( $g_{cascode}$ ). It can also be seen from Figure 4 that, the output resistance at the drain of the input transistor ( $R_{d1}$ ) also drains part of the current to ground. Since  $L_M$  has already tuned out both  $C_{d1}$  and  $C_{s2}$ , then  $g_{cascode}$  can be mathematically expressed as (Wang et al., 2015)

$$g_{cascode} = \frac{I_{out}}{V_{in}} = \frac{(g_{m2} + j\omega C_{gs2})g_{m1}R_{d1}}{(1 - \omega^2 L_f C_{gs2}) + (g_{m2} + j\omega C_{gs2})R_{d1}}. \quad (14)$$

It is apparent from (14) that,  $g_{cascode}$  approaches the value of  $g_{m1}$  when frequency  $f$  is sufficiently high. Since the cascode amplifier has a larger output resistance compared with other single-ended amplifiers, such as the common source topology, a higher gain can be achieved with this technique. Despite having these benefits, however, the inductance of  $L_f$  should be carefully selected (i.e. not too large) as this topology is known to have potential instability introduced by negative resistance when  $\omega > \omega_r$  (Wang et al., 2015). In (15), the resonance frequency  $\omega_r$  is defined as

$$\omega_r = (\sqrt{L_f C_{gs2}})^{-1}. \quad (15)$$

Since CL130G (PDK version April 2018) fails to synthesise inductors below 110 pH to operate at 60 GHz (Leong et al., 2020), the five inductors depicted in Table 1 had to be designed separately and subsequently incorporated into the proposed LNA design. One of the most popular methods in designing inductors operating in the millimetre wave band is by using transmission lines (Božanić & Sinha, 2018). Due to its simplicity and high Q-factor at millimetre wave frequencies, a ribbon inductor has been employed here. To reduce skin effect and to maintain a relatively compact geometry design, the width ( $w$ ) of each custom ribbon inductor was set to 10  $\mu\text{m}$ . The length ( $l$ ) of the ribbon inductor can be estimated by numerically solving for the root of the transcendental equation in (16) below (Golio, 2000)


$$L = 0.125l \left[ \ln\left(\frac{2l}{w}\right) + 0.5 + \frac{2w}{9l} \right] \times 10^{-6}. \quad (16)$$

It is to be noted that (16) is derived with the thickness of the substrate assumed to be infinite. In reality, metallisation is performed at the ultra-thick metal (UTM) layer and the physical substrate thickness of this process is 700  $\mu\text{m}$ . Hence, the results obtained from (16) could only be used as an approximation for the design. Subsequent parametric adjustments are to be performed using an electromagnetic solver such as the Sonnet Suites™, in order to obtain the targeted inductance values. Tables 2 and 3 show the length and Q-factor of

the custom ribbon inductors and their corresponding inductance values at 60 GHz. It is to be noted that, the inductances have been tailored to be somewhat lower than their targeted values in Table 1. The purpose of doing so is to account for the coupling of parasitic inductances induced by the presence of interconnects and vias. Figure 6 shows the performance of the ribbon inductors within  $\pm 10$  GHz from its operating 60 GHz. It is apparent from the figure that, the inductances show good selectivity (i.e., the Q-factors are above 45) at the extremely high frequency (EHF) range and are literally invariant of frequency.

**Table 2.** Targeted inductances and lengths of the inductors in Figure 1.

Inductor	Targeted Inductance at 60 GHz (pH)	Length ( $\mu\text{m}$ )
$L_s$	60	99.4
$L_g$	65	105.6
$L_p$	90	133.2
$L_d$	100.2083	143.79
$L_M$	125.6	167.5



**Figure 6.** Simulated inductances and Q-factors of (a)  $L_s$ , (b)  $L_g$ , (c)  $L_p$ , (d)  $L_d$ , and (e)  $L_M$ .

**Table 3.** Simulated inductances and Q-factors of the inductors in Figure 1.

Inductor	Simulated Inductance at 60 GHz (pH)	Simulated Q-factor at 60 GHz
$L_s$	59.57	50.73
$L_g$	64.74	52.44
$L_p$	89.99	55.71
$L_d$	99.7	56.53
$L_M$	125.6	58.57

## Results and discussion

In order to validate the performance of the proposed LNA design, the custom ribbon inductors were integrated with the LNA circuit and simulated using Cadence Virtuoso. The proposed LNA has a power dissipation of 7.34 mW and it draws 6.11 mA from a 1.2 V source. The simulated S-parameters are shown in Figure 7. Upon close inspection of the  $S_{11}$  input reflection coefficient, it can be seen that the LNA circuit shows good impedance matching – particularly at frequencies beyond 52.45 GHz, where  $S_{11}$  decreases below -10 dB. The  $S_{11}$  parameter drops to its minimum of -41.74 dB at 57.55 GHz and at 60 GHz,  $S_{11} = -15.71$  dB. Likewise, the output reflection coefficient ( $S_{22}$ ) curve shows a minimum of -8.84 dB at 59.75 GHz and at 60 GHz,  $S_{22} = -8.78$  dB.

The  $S_{21}$  forward gain curve in Figure 7 shows that the LNA produces good frequency response, with its maximum of 7.264 dB at 59.7 GHz and 7.248 dB at 60 GHz. The 3-dB bandwidth of the proposed LNA is 9.33 GHz, which spans from approximately 55.35 to 64.68 GHz. Clearly, the bandwidth is large enough to accommodate ultra-wideband (UWB) technology. The circuit also shows excellent reverse isolation with its  $S_{12}$  reverse gain kept below -15 dB throughout the frequency range, with  $S_{12} = -15.83$  dB at 60 GHz.




Figure 7. Simulated s-parameters of the proposed LNA.

Besides the scattering parameters, another important consideration in LNA designs is the various small-signal gains. Figure 8 depicts the operating power gain ( $G_P$ ), transducer power gain ( $G_T$ ) and available power gain ( $G_A$ ) for the proposed LNA circuit. As can be seen from the figure, the gains of the proposed LNA are reasonably high. At 60 GHz,  $G_P$ ,  $G_T$  and  $G_A$  are 7.366 dB, 7.248 dB and 7.866 dB respectively. It should be noted that, the result obtained for the transducer power gain is in agreement with that of the forward gain. It can also be observed from Figure 8 that the curves for both  $G_P$  and  $G_T$  match very well with each other. This further corroborates the fact that the impedance of the design is properly matched.




Figure 8. Simulated small-signal gains of the proposed LNA.

Noise figure ( $NF$ ) is used to indicate the severity of noise interference. In order to ensure signal fidelity, the  $NF$  is to be maintained at a low level. Figure 9 depicts the  $NF$  and minimum  $NF$  ( $NF_{min}$ ) of the circuit. At 60 GHz, the  $NF$  and  $NF_{min}$  are 6.79 dB and 6.55 dB, respectively. The parameters are comparable with those obtained from contemporary LNAs operating within the 50 to 70 GHz frequency range (Kim & Kwon, 2012; Wang et al., 2015; Lin & Lee, 2015; Huang, Lin, & Wang, 2009; Yeh et al., 2011).

As can be seen in Figure 10, the Rollett stability factor  $K$  and supplementary stability factor  $B1$  exceed 1 and 0, respectively, when the LNA operates within the 3dB bandwidth. It can therefore be concluded that the LNA circuit is unconditionally stable at its operating range.




Figure 9. Simulated noise figures of the proposed LNA.




Figure 10. Simulated stability factors of the proposed LNA.

The 1-dB compression point (P1dB) curve is used to determine the compression point where the input power causes the gain to decrease 1 dB and deviates from the normal linear response. Figure 11 shows that with an input attenuation of -30 dBm and with a first order frequency of 60 GHz, the proposed LNA has an input P1dB of -12.3081 dBm. Clearly, the design has sufficiently high linearity and compression ratio to prevent distortion during its operation. A common approximation rule states that the third order input intercept point (IIP3) is approximately 10 dBm higher than that of the P1dB. For the proposed LNA, the two test tones are at 59.9 GHz and 60 GHz respectively. As shown in Figure 12, the IIP3 of the design lies at -3.08724 dBm. The difference between the simulated IIP3 and P1dB is 9.22086 dBm, which is acceptable for the 10-dB approximation rule.

Figure 13 illustrates the final layout of the LNA design. The entire layout (excluding bond pads) has a length of 471.5848  $\mu\text{m}$  and a width of 239.4324  $\mu\text{m}$ , which resulting in an active chip area of approximately 0.113  $\text{mm}^2$ .




Figure 11. Simulated input 1-dB compression point (P1dB) of the proposed LNA.






Figure 12. Simulated input third-order intercept point (IIP3) of the proposed LNA.




Figure 13. Layout of the proposed LNA excluding pads.

## Conclusion

In this paper, the design of a LNA which operates at 60 GHz is presented. The design meets two of the criteria for the upcoming 802.11ay wireless standard: operating at 60 GHz and having a 3-dB bandwidth of more than 8.64 GHz (Ghasempouret al., 2017). The LNA circuit is based on the source degeneration cascode topology and employs 0.13  $\mu\text{m}$  RFCMOS NMOS transistors. Five custom inductors below 130 pH have been developed and incorporated into the LNA circuit. The design has been validated using Cadence Virtuoso. The performance of the LNA is summarized in Table 4.

Table 4. Performance of the proposed LNA.

Parameter	Value
$s_{11}$ (dB)	-15.71 at 60 GHz
$s_{12}$ (dB)	-15.83 at 60 GHz
$s_{21}$ (dB)	7.248 at 60 GHz
$s_{22}$ (dB)	-8.77664 at 60 GHz
$NF$ (dB)	6.7882 at 60 GHz
$NF_{min}$ (dB)	6.5544 at 60 GHz
Stability	$k = 1.27$ , $B1 = 0.79$ , both at 60 GHz
P1dB (dBm)	-12.3
IIP3 (dBm)	-3.087
BW (GHz)	9.3304 (55.35 to 64.68)
PD (mW)	7.34ith $V_{dd} = 1.2$ V

## Acknowledgement

The writers would like to thank the staff at SilTerra Malaysia Sdn. Bhd. for disclosing the classified technical details of the complete process layer. The documentation provided by SilTerra is useful for improving the accuracy of the simulations. The writers would also like to thank Dr. Kia Hock Tan and Dr. Alice Mei Kum Khaw for their valuable advice and technical assistance throughout the research.

## References

- Aggarwal, S., Ghoshal, M., Banerjee, P., & Koutsonikolas, D. (2021). An experimental study of the performance of IEEE 802.11 ad in smartphones. *Computer Communications*, 169, 220-231. <https://doi.org/10.1016/j.comcom.2021.01.006>
- As, D. E., & Yelten, M. B. (2023). A highly-linear, sub-mW LNA at 2.4 GHz in 40 nm CMOS process. *Integration*, 88, 278-285. <https://doi.org/10.1016/j.vlsi.2022.09.010>
- Balasubramaniam, S., Vaesen, K., Kankuppe, A., Park, S., & Wulff, S. (2024). A D-band 13-mW dual-mode CMOS LNA for joint radar–communication in 22-nm FD-SOI CMOS. *IEEE Solid-State Circuits Letters*, 7, 259-262. <https://doi.org/10.1109/LSSC.2024.3455889>
- Božanić, M., & Sinha, S. (2018). *Millimeter-wave low noise amplifiers*. Springer.
- Das, S. M., & Ramanaiah, K. V. (2024). Blocker tolerant cascode LNA for Wifi and IoT applications. *International Journal of Communication Systems*, 37(11), e5799. <https://doi.org/10.1002/dac.5799>
- Eshghabadi, F., Banitorfian, F., Noh, N. M., Mustaffa, M. T., & Manaf, A. A. (2016) Post-process die-level electromagnetic field analysis on microwave CMOS low-noise amplifier for first-pass silicon fabrication success. *Integration*, 52, 217-227. <https://doi.org/10.1016/j.vlsi.2015.03.001>
- Ghasempour, Y., Silva, C. R. C. M., Cordeiro, C., & Knightly, E. W. (2017). IEEE 802.11ay: Next-Generation 60 GHz Communication for 100 Gb/s Wi-Fi. *IEEE Communications Magazine*, 55(12), 186-192. <https://doi.org/10.1109/MCOM.2017.1700393>
- Golio, M. (2000). *The RF and microwave handbook*. CRC Press.
- Hassan, S. M. M., Yusof, Y. M., Marzuki, A., Farid, N. E., Rahim, S. A. E. A. & Ali, M. H. M. (2014). RF characteristics of 0.13- $\mu\text{m}$  NMOS transistors for millimeter-wave application. *Microelectronics International*, 31(2), 116-120. <https://doi.org/10.1108/MI-09-2013-0044>
- Huang, B. J., Lin, K. Y., & Wang, H. (2009). Millimeter-wave low power and miniature CMOS multicascode low-noise amplifiers with noise reduction topology. *IEEE Transactions on Microwave Theory and Techniques*, 57(12), 3049-3059. <https://doi.org/10.1109/TMTT.2009.2033238>
- Khyalia, S. K., Zele, R. H., Chiong, C. -C., & Wang, H. (2024). A 22–33-GHz Gm-boosting low-power noise-canceling LNA in 40-nm CMOS process. *IEEE Transactions on Microwave Theory and Techniques*, 72(7), 4017-4027. <https://doi.org/10.1109/TMTT.2024.3349605>
- Kim, Y., & Kwon, Y. (2012). A 60 GHz cascode variable-gain low-noise amplifier with phase compensation. *IEEE Microwave and Wireless Components Letters*, 22(7), 372-374, 2012. <https://doi.org/10.1109/LMWC.2012.2199975>
- Leong, H. W., Yeap, K. H., & Tan, Y. C. (2020). Designs and simulations of millimetre wave on-chip single turn inductors for 0.13  $\mu\text{m}$  RF CMOS process technology. *International Journal of Nanoelectronics and Materials*, 13(1), 189-198.
- Lin, H. -T., Gao, L., Li, H. -Y., Xu, J. -X., & Zhang, X. Y. (2023, January). A 23.6–46.5 GHz LNA with 3 dB NF and 24 dB gain tuning range in 28-nm CMOS technology. *IEEE Transactions on Circuits and Systems*, 71(1), 29-39. <https://doi.org/10.1109/TCSI.2023.3326325>
- Lin, Y. S., & Lee, C. Y. (2015). 9.99 mW 4.8 dB NF 57–81 GHz CMOS low-noise amplifier for 60 GHz WPAN system and 77 GHz automobile radar system. *Microwave and Optical Technology Letters*, 57(3), 594-600. <https://doi.org/10.1002/mop.28898>
- Lin, Y. S., Wang, C. C., & Lee, J. H. (2014). A low-power, low-noise and high linearity 60 GHz wideband CMOS low-noise amplifier for wireless personal area network (WPAN) systems. *Analog Integrated Circuits and Signal Processing*, 80(1), 39-47.

- Liu, Z., Boon, C. C., & Dong, Y. (2024). A 0.6 V, 1.74 mW, 2.9 dB NF inductorless wideband LNA in 28-nm CMOS exploiting noise cancellation and current reuse. *IEEE Transactions on Circuits and Systems*, 71(8), 3561-3572. <https://doi.org/10.1109/TCSI.2024.3408901>
- Mishra, A. R. (2018). *Fundamentals of network planning and optimisation 2G/3G/4G: Evolution to 5G*. John Wiley and Sons.
- Nguyen, K., Kibria, M. G., Ishizu, K., & Kojima, F. (2019). Performance evaluation of IEEE 802.11ad in evolving Wi-Fi networks. *Wireless Communications and Mobile Computing*, 2019(1), 1-11. <https://doi.org/10.1155/2019/4089365>
- Pan, D., Duan, Z., Chakraborty, S., Sun, L., & Gui, P. (2019). A 60-90-GHz CMOS double-neutralized LNA technology with 6.3-dB NF and -10dBm P-1dB. *IEEE Microwave and Wireless Components Letters*, 29(7), 489-491. <https://doi.org/10.1109/LMWC.2019.2919631>
- Priyanka, C., Ratnam, D. V., & Sai, K. S. G., (2021). A Review on design of low noise amplifiers for global navigational satellite system. *AIMS Electronics and Electrical Engineering*, 5(3), 206-229. <https://doi.org/10.3934/electreng.2021012>
- Wang, C., Li, Z., Li, Q., Liu, Y., & Wang, Z. (2015). A broadband 47-67 GHz LNA with 17.3 dB gain in 65-nm CMOS. *Journal of Semiconductors*, 36(10), 105010-1-105010-6. <https://doi.org/10.1088/1674-4926/36/10/105010>
- Yao, T., Gordon, M. Q., Tang, K. K. W., Yau, K. H. K., Yang, M. -T., Schvan, P., & Voinigescu, S. P. (2007). Algorithmic design of CMOS LNAs and PAs for 60-GHz radio. *IEEE Journal Solid-State Circuits*, 42(5), 1044-1057. <https://doi.org/10.1109/JSSC.2007.894325>
- Yeh, H. C., Liao, Z. Y., & Wang, H. (2011). Analysis and design of millimeter-wave low-power CMOS LNA with transformer-multicascade topology. *IEEE Transactions on Microwave Theory and Techniques*, 59(12), 3441-3454. <https://doi.org/10.1109/TMTT.2011.2173350>